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1 
Abstract--A high-voltage direct-current (HVDC) grid 
protection strategy to suppress dc fault currents and prevent 
overcurrent in the arms of modular multi-level converters (MMCs) 
is proposed in this paper. The strategy is based on the coordination 
of half-bridge (HB) MMCs and hybrid dc circuit breakers 
(DCCBs). This is achieved by allowing MMC sub-modules (SMs) 
to be temporarily bypassed prior to the opening of the DCCBs. 
Once the fault is isolated by the DCCBs, the MMCs will restore to 
normal operation. The performance of the proposed method is 
assessed and compared to when MMCs are blocked and when no 
corrective action is taken. To achieve this, an algorithm for fault 
detection and discrimination is used and its impact on MMC 
bypassing is discussed. To assess its effectiveness, the proposed 
algorithm is demonstrated in PSCAD/EMTDC using a four-
terminal HVDC system. Simulation results show that the 
coordination of MMCs and DCCBs can significantly reduce dc 
fault current and the absorbed current energy by more than 70 
and 90% respectively, while keeping MMC arm currents small.  
Index Terms--modular multi-level converters, dc circuit 
breakers, high-voltage direct-current grids, protection. 
I.  INTRODUCTION 
OLTAGE source converter (VSC) based high-voltage 
direct-current (HVDC) grids are expected to facilitate the 
large-scale integration of renewable energy generation into 
electricity grids and to enable cross-border energy trading [1]. 
Presently, only two multi-terminal VSC-HVDC systems are in 
operation: the Nan’ao three-terminal HVDC system and the 
Zhou Shan five-terminal network [2]. Another four-terminal dc 
grid pilot project interconnecting Beijing and Zhangjiakou will 
be commissioned in 2018 [3]. In Europe, several HVDC grid 
topologies have been proposed to represent the building blocks 
of a future pan-European grid [4], [5]. Other notable VSC-based 
multi-terminal system projects include the Tres Amigas 
Superstation and the Atlantic Wind Connection, which are still 
under construction [6].  
The deployment of HVDC grids and their reliable operation 
will depend on the adequate performance of their protection 
schemes during dc faults. This is challenging as a dc network 
has a lower inductance than an ac system of equivalent rating 
and, thus, exhibits a higher rate of change in fault currents and 
a faster fault propagation [7]. A dc grid protection system 
should have the ability to interrupt fault currents when their 
magnitude is low not only to prevent damaging power system 
equipment, but also to bring down the rating and, hence, the 
cost of protection devices such as dc circuit breakers (DCCBs). 
There are three alternatives to reduce the magnitude of the fault 
current: 1) to limit the rate of fault current rise; 2) to increase 
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the speed of fault isolation; and 3) to limit the energy sources 
which feed the fault current before fault isolation.    
Existing methods to limit the rate of fault current rise require 
the deployment of additional components. A simple approach 
is to connect large reactors in series with DCCBs [8], [9] or at 
the ac side of the converter to form an LCL circuit [10]. 
However, series reactors will significantly increase the foot-
print and cost of the protection device or of converter stations. 
Moreover, they could reduce the voltage stability of the dc 
system [11]. Alternatively, an extra energy dissipation circuit 
[12] or a resistive superconducting fault current limiter [13] 
could be added to reduce the fault current. Nevertheless, the 
inclusion of such devices will increase investment costs.   
 The second option is to increase the speed of fault isolation, 
which is restricted by fault detection, fault discrimination and 
the operation of DCCBs. Algorithms have been proposed for a 
fast fault detection and discrimination based on local 
measurements of voltage and current (and their derivatives) 
without using communications [14]-[16]. Other fast relaying 
algorithms are based on traveling wave analysis [17] and signal 
processing [18]. Unconventional methods such as ‘Open Grid’ 
change the protection sequence order to reduce the delay before 
fault isolation [19]. Despite their advantages, the previous 
schemes do not minimize the requirements on fault current 
interruption and, moreover, the delay caused by the opening of 
DCCBs is inevitable. For instance, the hybrid DCCB, which is 
a widely accepted alternative for HVDC applications, incurs a 
delay of 2-3 ms to isolate a dc fault [20]. The fault current will 
rise with a high rate during this time.   
The third option is to limit the energy sources contributing to 
the dc fault current. If MMCs take no action prior to fault 
isolation, the sources shown in Fig. 1 that will contribute to the 
fault current include (i) submodule (SM) capacitors within the 
MMCs; (ii) capacitive components of dc lines; and (iii) the 
connected ac system. The amount of fault current contributed 
by each source has been analyzed in [21], [22]. Notice that if 
MMCs take an action, such as blocking, the SM capacitors will 
become floating and stop contributing to the fault current. 
MMCs with full-bridge (FB) SMs may be blocked to prevent 
the discharge of SM capacitors and to interrupt the fault current 
contributed by a connected ac system [22], [23]. However, such 
topologies have a larger number of semi-conductor devices and 
are subjected to higher conduction losses than half-bridge (HB) 
MMCs. Since HB-MMCs are more widely implemented in 
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VSC-HVDC applications than FB-MMCs, the latter are out of 
the scope of this paper.   
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Fig. 1. Sources feeding a dc fault.  
The blocking of FB-MMCs cannot prevent the current 
flowing through the IGBTs’ diodes from feeding a dc fault.  
To fully stop the energy sources at the converter side from 
contributing to a fault, an alternative is to bypass the SMs within 
the MMC. In [25],[26], MMCs are bypassed to transform a dc 
fault into a balanced ac short-circuit so that the dc current will 
gradually be cleared and MMCs can then recover. However, the 
ac system will be exposed to a large ac current due to the long 
fault clearance duration. Additional thyristors are required to 
form the bypass circuit. The advantage of using thyristors is 
their capability to withstand large ac currents. These methods 
could also be implemented for HVDC grids. However, as 
thyristors cannot be turned off when their currents are different 
from zero, the recovery of an MMC station from a bypassing 
operation is slow and would cause a more severe disturbance to 
both ac and dc systems.  
An alternative is to bypass an MMC using its own IGBTs. 
This concept has been tested in a point-to-point link in [27]. 
This work provides significant insight into DCCB switching 
modeling and the impact of circulating current controllers on 
the recovery of an MMC. However, its application in HVDC 
grids and a coordinated operation with multiple DCCBs have 
not been studied. It should be remarked that since IGBTs have 
a low current capability, a detailed analysis of the maximum 
arm and ac currents of an MMC during bypassing is required. 
This has not been covered in previous work. 
Considering that future HVDC grids will likely employ 
DCCBs, this paper proposes a new protection strategy to 
coordinate the operation of hybrid DCCBs and HB-MMCs. 
MMCs are bypassed prior to the opening of the DCCBs so that 
fault currents can be interrupted at much smaller magnitudes, 
followed by an immediate recovery of the MMCs after fault 
isolation. For completeness, analytical expressions describing 
the suppression of currents are provided. More importantly, arm 
and ac currents during the coordination of MMCs and multiple 
DCCBs are also analyzed for different values of system 
inductance and bypassing duration so that the safety of devices 
is ensured during operation. A fault detection and 
discrimination algorithm has been included alongside the 
proposed method to evidence, via simulation studies, the 
benefits brought by the method compared to when MMCs are 
blocked and when no corrective action is taken.  
II.  COORDINATION OF MMCS WITH HYBRID DCCBS    
A.  Operation of Hybrid DCCBs 
A hybrid DCCB is composed of a load commutation switch 
(LCS) built using several IGBTs, an ultrafast disconnector 
(UFD) and a main breaker (MB) which consists of several 
hundreds of IGBTs and surge arresters [8] (see Fig. 2). Current 
flows through the LCS and the UFD during normal operation 
(see Fig. 2(a)). Losses are small as the LCS consists only of a 
few IGBTs. 
Once a tripping signal is received, the LCS will be first 
switched off. It immediately blocks to commutate the fault 
current into the MB (see Fig. 2(b)). The voltage rating of LCS 
must exceed the on-state voltage of the MB [8]. The UFD can 
then open following the action of the LCS, although its 
operation typically takes several milliseconds. The dc fault 
current flowing through the MB will keep rising with a very 
high rate during this time. A current limiting reactor (CLR) is 
therefore used to mitigate the rise of dc fault current. It should 
be noticed that the voltage rating of the MB and UFD is 
typically designed as 1.5 p.u. of the dc system voltage to 
withstand fast voltage transients during current breaking [8]. 
This rating much higher compared to that of LCS. 
After the UFD fully opens, the MB will trip to isolate the 
fault and the fault energy is absorbed by the surge arresters (see 
Fig. 2(c)). The residual current breaker (RCB) will also open 
after the fault current is reduced to zero (see Fig. 2(d)). 
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Fig. 2. Operation of a hybrid DCCB. 
B.  HB-MMC Bypassing  
In the proposed method, the MMCs can be temporarily 
bypassed (for  2–3 ms) to suppress the fault current before the 
opening of DCCBs. This is achieved by opening the upper 
IGBTs in all SMs and by keeping the lower IGBTs closed in the 
event of a dc fault (see Fig. 3). For instance, S1a of SM1 and S2a 
of SM2 are opened while S1b of SM1 and S2b of SM2 keep closed.  
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Fig. 3. MMC bypassing operation.  
A solid dc fault is then converted into a balanced ac short 
circuit during bypassing. Consequently, the SM capacitors will 
stop discharging and the current flowing within the three phases 
is balanced. This prevents the fault current contributed from the 
MMC side from increasing, resulting in a large reduction in the 
interrupted dc fault current (see Section III for details). 
Moreover, since the SM capacitors will not discharge, the rise 
in the MMC arm current will be also mitigated and the internal 
protection of IGBTs (based on overcurrent) will be unlikely 
triggered to block the MMCs. Given that the ac short circuit 
lasts for several milliseconds only, it will not cause a significant 
disturbance to connected ac systems and will be automatically 
cleared after MMC recovery [28]. 
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C.  Sequence of Actions for MMC and DCCB Coordination  
The detailed sequence of actions for the coordination of 
MMC bypassing and DCCB operation are given below: 
Step 1: A dc fault occurs. The transducers at the line ends 
continue measuring voltages (𝑉𝑑𝑐1, 𝑉𝑑𝑐2…𝑉𝑑𝑐𝑁) and currents 
(𝐼𝑑𝑐1 , 𝐼𝑑𝑐2…𝐼𝑑𝑐𝑁 ) and sending these measurements to the 
relays at the local busbar (see Fig. 4). 
Step 2: The relays detect and discriminate the fault based on the 
input measurements. The relay at the faulty circuit will turn 
on its fault flag (𝑇𝑓𝑙𝑡𝑁 = 1) while the fault flags for relays on 
healthy circuits remain off (𝑇𝑓𝑙𝑔𝑡1 = 0). 
Step 3: The MB of the DCCB on the faulty circuit is in a closed 
state (𝐾𝑚𝑏𝑁 = 1) and its LCS is open as the respective fault 
flag is turned on. The fault current is then commutated to the 
MB. The DCCB starts to open its UFD in a relatively slower 
manner than the LCS. Meanwhile, the local MMC is 
immediately bypassed as one of the fault flags is on (𝑇𝑓𝑙𝑡𝑁 =
1) and the respective MB is in closed state (𝐾𝑚𝑏𝑁 = 1). 
Step 4: The UFD is fully opened immediately after the opening 
of the MB (𝐾𝑚𝑏𝑁 = 0). The MMC will hence resume to 
normal operation.  
Step 5: The fault energy is absorbed by the surge arrester of the 
DCCB. The fault current is drawn to zero followed by the 
opening of the RCB.  
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Fig. 4.  Algorithm for coordinating operation.  
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Fig. 5. Equivalent circuit after bypassing all SMs. 
The coordination of DCCBs and MMCs mainly happens at 
Step 3, where the UFD of the DCCB on a faulty circuit starts to 
open. As a result of this coordination, the interrupted dc current 
magnitude is significantly reduced and an overcurrent within 
MMC arms is prevented. Unlike other bypassing strategies, no 
additional circuitry is needed to protect the semiconductor 
devices within the MMCs due to the fast speed of the method. 
Moreover, given that the coordination occurs at a bus level, no 
communications are required.  
III.  IMPACT OF MMC COORDINATION ON SYSTEM CURRENTS  
A.  Mathematical Analysis of MMC bypassing 
A mathematical model is used to analyze the fault current 
reduction using the proposed method. Fig. 5 shows the 
equivalent circuit of an MMC in bypass mode due to a dc fault. 
This is a first-order RL circuit where 𝐿𝑎𝑐  and 𝑅𝑎𝑐 form the ac 
system reactance; 𝑅𝑎𝑟𝑚  is the switching-on resistance of the 
semiconductor devices in each arm; 𝐿𝑎𝑟𝑚 the arm inductance; 
𝐿𝑑𝑐 the dc inductance per pole (including the current limiting 
reactor within the DCCB), and 𝑅𝑑𝑐 the dc resistance per pole. 
The dc current flowing through the positive pole (𝑖𝑑𝑐) and the 
upper arm currents (𝑖𝑢𝑗) has the following relationship:  
𝑖𝑑𝑐(𝑡) +  ∑ 𝑖𝑢𝑗(𝑡) = 0                             (1) 
where “𝑗” represents phases a, b, c. The upper arm currents are 
driven by the difference between the ac phase voltage (𝑢𝑗) and 
the converter dc pole-to-ground voltage (𝑢𝑑𝑐/2): 
       
 𝑢𝑑𝑐(𝑡)
2
− 𝑢𝑗 =  
𝑅𝑎𝑟𝑚𝑖𝑢𝑗(𝑡) + 𝐿𝑎𝑟𝑚
𝑑𝑖𝑢𝑗(𝑡)
𝑑𝑡
+ 𝑅𝑎𝑐𝑖𝑗(𝑡) + 𝐿𝑎𝑐
𝑑𝑖𝑗(𝑡)
𝑑𝑡
  (2) 
Substituting (2) into (1) yields the relationship between dc 
voltage and dc current:  
𝑅𝑎𝑟𝑚𝑖𝑑𝑐(𝑡) + 𝐿𝑎𝑟𝑚
𝑑𝑖𝑑𝑐(𝑡)
𝑑𝑡
= −
3
2
𝑢𝑑𝑐(𝑡)             (3) 
The voltage at the faulty point is ideally zero (i.e. 𝑢𝑓𝑙𝑡 = 0, see 
Fig. 5). Therefore, the dc voltage can be expressed as:  
𝑢𝑑𝑐(𝑡) = 2[𝐿𝑑𝑐
𝑑𝑖𝑑𝑐(𝑡)
𝑑𝑡
+ 𝑅𝑑𝑐𝑖𝑑𝑐(𝑡)]                 (4) 
By combining (3) and (4), dc current 𝑖𝑑𝑐(𝑡) is obtained: 
𝑖𝑑𝑐(𝑡) = 𝐼𝑑𝑐
− × 𝑒
−(
𝑅𝑎𝑟𝑚+3𝑅𝑑𝑐
𝐿𝑎𝑟𝑚+3𝐿𝑑𝑐
)(𝑡−𝑡0)
                      (5) 
where 𝐼𝑑𝑐
−  is the initial dc current prior to MMC bypassing and 
𝑡0 the instant at which the MMC starts to bypass.  
Equation (5) mathematically illustrates the effectiveness of 
bypassing an MMC for dc current suppression. The dc current 
only depends on its initial value and on the system reactance 
and resistance; hence, the SM capacitors will not discharge and 
the ac current will not flow through the dc circuit. Also, the 
converter dc current will exponentially decay to zero if the SM 
bypass mode is permanently activated.   
The ac phase current (𝑖𝑗), upper arm current (𝑖𝑢𝑗) and lower 
arm current (𝑖𝑙𝑗) shown in Fig. 5 can be represented as: 
{
 
 𝑖𝑗(𝑡 − 𝑡0) = 𝑖𝑗
+(𝑡 − 𝑡0) + [𝑖𝑗
−(𝑡0) − 𝑖𝑗
+(𝑡0)]𝑒
−(𝑅 𝐿⁄ )(𝑡−𝑡0)    
𝑖𝑢𝑗(𝑡 − 𝑡0) = 𝑖𝑢𝑗
+ (𝑡 − 𝑡0) + [𝑖𝑢𝑗
− (𝑡0) − 𝑖𝑢𝑗
+ (𝑡0)]𝑒
−(𝑅 𝐿⁄ )(𝑡−𝑡0)
𝑖𝑙𝑗(𝑡 − 𝑡0) = 𝑖𝑙𝑗
+(𝑡 − 𝑡0) + [𝑖𝑙𝑗
−(𝑡0) − 𝑖𝑙𝑗
+(𝑡0)]𝑒
−(𝑅 𝐿⁄ )(𝑡−𝑡0)   
  (6) 
where superscript “−” denotes a pre-bypassing steady-state 
operating condition and “+” denotes a post-bypassing steady-
state condition. 𝑅 and 𝐿 are the total resistance and inductance 
of the bypassed ac circuit and are given as:  
𝑅 =
𝑅𝑎𝑟𝑚
2
+ 𝑅𝑎𝑐 ,    𝐿 =
𝐿𝑎𝑟𝑚
2
+ 𝐿𝑎𝑐  .               (7) 
During normal operation, the MMCs use a circulating current 
suppression control strategy [29]. The current of the upper and 
lower arms consists of a third of the dc current (𝐼𝑑𝑐) and half of 
the ac phase current: 
{
𝑖𝑗
−(𝑡) = 𝐼𝑗
− sin(𝜔𝑡 + 𝛼) ,    𝑖𝑢𝑗
− (𝑡) =  
𝐼𝑗
−sin (𝜔𝑡+𝛼)
2
+
𝐼𝑑𝑐
−
3
 ,
𝑖𝑙𝑗
−(𝑡) =
𝐼𝑗
−sin (𝜔𝑡+𝛼)
2
 −
𝐼𝑑𝑐
−
3
 ,
    (8) 
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where 𝐼𝑗
−, 𝜔 and 𝛼 represent the magnitude, angular speed and 
phase angle of the steady-state ac phase current during normal 
SM operation (i.e. before the SM bypass mode is enabled).  
During the MMC bypass mode, the IGBTs in the upper and 
lower arms of the MMCs are connected in parallel; hence, the 
current flowing through them will be identical in the post-
bypassing steady-state and equal to half the ac phase current:  
                {
𝑖𝑗
+(𝑡 − 𝑡0) = 𝐼𝑗
+sin [ω(𝑡 − 𝑡0) + 𝛽]           
𝑖𝑢𝑗
+ (𝑡 − 𝑡0) = 𝑖𝑙𝑗
+(𝑡 − 𝑡0) =
𝑖𝑗
+(𝑡−𝑡0)
2
              
 (9) 
𝐼𝑗
+ and 𝛽 are the magnitude and phase angle of the steady-state 
ac phase current due to the SM bypass mode and depend on the 
ac system impedance and voltage magnitude 𝑈𝑗:  
                 {𝐼𝑗
+ =
𝑈𝑗
√𝑅2+(𝐿ω)2
   ,     
             
𝛽 = −arctan (
𝐿ω
𝑅
)      (10) 
Substituting (8) and (9) into (6) yields: 
{
 
 
 
 
 
 
 
 
 
 
𝑖𝑗(𝑡 − 𝑡0) = 𝐼𝑗
+ sin(ω(𝑡 − 𝑡0) + 𝛽) +                                               
       [𝐼𝑗
− sin(ω𝑡0 + 𝛼) − 𝐼𝑗
+ sin(ω𝑡0 + 𝛽)]𝑒
−(𝑅 𝐿⁄ )(𝑡−𝑡0)
𝑖𝑢𝑗(𝑡 − 𝑡0) =  
𝐼𝑗
+ sin(ω(𝑡−𝑡0)+𝛽)
2
+                                                    
[
𝐼𝑗
− sin(ω𝑡0+𝛼)−𝐼𝑗
+ sin(ω𝑡0+𝛽)
2
+
𝐼𝑑𝑐
−
3
] 𝑒−(
𝑅
𝐿⁄ )(𝑡−𝑡0)  
𝑖𝑙𝑗 (𝑡 − 𝑡0) =
𝐼𝑗
+ sin(ω(𝑡−𝑡0)+𝛽)
2
+                                                      
   [
𝐼𝑗
− sin(ω𝑡0+𝛼)−𝐼𝑗
+ sin(ω𝑡0+𝛽)
2
−
𝐼𝑑𝑐
−
3
] 𝑒−(
𝑅
𝐿⁄ )(𝑡−𝑡0)     
(11) 
which shows the dynamic characteristics of the ac and arm 
currents due to the MMC bypass operation. In a transient 
regime, these depend on the bypass start time 𝑡0, the bypass 
duration, and the system impedance. The dc current does not 
influence the value of the instantaneous ac current but it affects 
the arm currents during transients. The SM capacitors do not 
contribute to the arm currents during MMC bypassing. 
B.  Mathematical Analysis of MMC blocking  
If an MMC is blocked instead of being bypassed, the dc fault 
current contributed from SM’s capacitors is also eliminated. 
However, fault current is still contributed from the ac sides 
through the diodes of the MMC. The current flowing through it 
can follow two possible paths (see Fig. 6(a) and (b)) [30], [31]: 
(a) through a three-diode rectifier, and (b) through a four-diode 
rectifier. Notice that the ac side of the MMC is an equivalent 
star connection which was converted from a delta connection. 
In the path with the three-diode rectifier, the circuit in Fig. 
6(a) can be re-drawn as Fig. 6(c), where 𝐿𝑑𝑐 is the converter dc 
terminal inductance, 𝐿𝑎𝑟𝑚  is the arm reactance, 𝐿𝑎𝑐,𝑒  is the 
equivalent ac inductance and 𝑢𝑗  is the phase-to-ground ac 
voltage. Resistances are much smaller than inductances and 
hence are ignored. The Laplace transform can be used to obtain 
the expression of the dc current (𝑖𝑑𝑐). The solution is given as 
𝑖𝑑𝑐(𝑡) = |
2√3𝑈𝑗,𝑙𝑙
4𝐿𝑑𝑐+3(𝐿𝑎𝑟𝑚+𝐿𝑎𝑐,𝑒)
sin[𝜔(𝑡 − 𝑡0) + 𝛼]| + 𝐼𝑑𝑐3𝑑
−  (12) 
where ω is the frequency of the ac system, 𝑈𝑗,𝑙𝑙 is the phase to 
phase voltage and 𝐼𝑑𝑐3𝑑
−  is the dc current before this stage [31]. 
For the four-diode rectifier stage, the circuit in Fig. 6(b) can 
be represented as the Thevenin equivalent circuit shown in Fig. 
6(d), where 𝐿𝑡ℎ𝑑  and 𝑈𝑡ℎ𝑑  are the equivalent inductance and 
voltage. The solution of the  𝑖𝑑𝑐 in this stage is given as  
{
𝑖𝑑𝑐(𝑡) = |
𝐿𝑎𝑟𝑚𝑈𝑗,𝑙𝑙
2(𝐿𝑡ℎ𝑑+2𝐿𝑑𝑐)(𝐿𝑎𝑟𝑚+𝐿𝑎𝑐,𝑒)
sin[𝜔(𝑡 − 𝑡0) + 𝛽]| + 𝐼𝑑𝑐4𝑑
−
𝐿𝑡ℎ𝑑 =
2𝐿𝑎𝑟𝑚×(𝐿𝑎𝑟𝑚+𝐿𝑎𝑐,𝑒)×(𝐿𝑎𝑟𝑚+𝐿𝑎𝑐,𝑒)
𝐿𝑎𝑐,𝑒×(𝐿𝑎𝑟𝑚+2𝐿𝑎𝑐,𝑒)+𝐿𝑎𝑟𝑚×(2𝐿𝑎𝑟𝑚+3𝐿𝑎𝑐,𝑒)
                       
   (13) 
where 𝐼𝑑𝑐4𝑑
−  is the dc current before the stage of the four-diode 
rectifier [31]. 
A CB
Larm
Rarm Ldc
Rac,e
Lac,e
A CB
Larm
Rarm Ldc
Rac,e
Lac,e
1.5[Larm+Lac,e] 2Ldc
1.5uj
idc
Lthd 2Ldc
uthd
idc
(a) (b)
(c) (d)  
Fig. 6. Current flowing within a MMC after blocking operation: (a) through a 
three-diode rectifier; (b) through a four-diode rectifier; (c) equivalent circuit 
of three-diode rectifier; (d) equivalent circuit of four-diode rectifier. 
It should be noticed that both (12) and (13) have a sinusoidal 
ac component. As the diodes can only conduct current in a 
forward direction, the ac component will always make the dc 
current larger after blocking. If the initial dc current prior to 
MMC blocking or bypassing is the same ( 𝐼𝑑𝑐3𝑑
− = 𝐼𝑑𝑐
−  or 
𝐼𝑑𝑐4𝑑
− = 𝐼𝑑𝑐
−  ), the performance dc current suppression using 
blocking is always worse than that of MMC bypassing. 
According to (5), the dc current after bypassing will become 
smaller. 
C.  MMC Bypassing for the Suppression of DC Fault Current  
A simulation is performed in PSCAD to illustrate the 
effectiveness of a bypass operation to suppress the fault current 
contributed from the converter side. All results are given in per 
unit. The selected base values are 1 kA for dc current, 400 kV 
for dc voltage, 0.4 MJ for dc energy and 1.67 kA for both ac 
phase and arm currents. A solid pole-to-pole fault was applied 
at 1 s at the terminals of an MMC operating at a rated dc voltage 
of ±200 kV (± 0.5 p.u.) and a rated dc current of 1 p.u. The 
technical parameters of the MMC are listed in Table I and 
correspond to the Zhou Shan converter station in the Zhou Shan 
five-terminal dc network [2]. The ac system is rated at 220 kV 
and has a total impedance of 0.12 H to have a short circuit 
current level under 3 p.u.  
Results are shown in Fig. 7. To facilitate the understanding, 
MMC bypassing is enabled when the fault current exceeds 1.2 
p.u., which is sensed by the relay after 250 μs. It should be 
highlighted that the total delay for sensing the fault could be 
larger in practical applications as there will be delays caused by 
data acquisition and coding/decoding of analogue-digital 
signals. In addition, noise may need to be filtered for data 
acquisition, which in turn may incur in extra delays. Such 
delays are neglected in this study. For comparison, the fault 
currents when no action is taken and when the MMC is blocked 
are also given. The DCCBs are kept closed to clearly show the 
differences between the MMC operation modes. As it can be 
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observed, the fault current increases to 18 p.u. within 10 ms if 
the MMC keeps operating. If the MMC is blocked, the fault 
current rises to 5 p.u. but at a smaller rate. However, it decays 
exponentially from 1.2 to 1 p.u. within 10 ms if the MMC is 
bypassed.  
Assuming a total operation delay of 2.25 ms for a hybrid 
DCCBs (2 ms to open the UFD and 250 μs to open of LCS) [8], 
the MMC should bypass for the same amount of time if a 
coordinated operation is desired. In this case, the interrupted 
current magnitude is 1.19 p.u. –still much smaller compared to 
when the MMC is blocked (2.83 p.u.) or when no action is taken 
(10.32 p.u.). It is worth to mention that the blocking operation 
also reduces the dc current to a level which can be interrupted 
by DCCBs [8]. However, with the bypassing operation, a 
further reduction in dc current will decrease the current rating 
requirements of protection devices and of the cooling system of 
the DCCBs. Considering that DCCBs are expensive devices, 
their cost can be significantly reduced by using IGBTs with 
smaller current rating or by reducing the number of IGBTs 
being employed. In addition, smaller reactors could be used, 
which would further reduce the cost and footprint of the 
protection system.  
D.  Analysis of Arm and AC Currents 
The coordinated operation also aims to reduce the rate of rise 
in the arm current while avoiding significant disturbances to ac 
currents. Fig. 8 shows the impact of MMC bypassing on the ac 
current (phase A), arm currents (phase A), and dc current due 
to a pole-to-pole dc fault at 1 s. The results shown with a blue 
solid line were obtained using (11) and the red dashed lines 
show PSCAD results. As it can be observed, both set of results 
show a good agreement. The ac current rises to a peak value of 
2.49 p.u. within 12 ms while the upper and lower arm currents 
increase to a maximum of 1.457 and 1.043 p.u., respectively. 
According to the data in Table I, neither the semiconductors 
within the MMC nor the ac transformer will be damaged as a 
result of the bypassing operation.  
Fig. 9 shows the three-phase ac and arm currents for an MMC 
in bypassing and blocking modes and when no action is taken. 
It should be emphasized that no additional action is applied 
throughout each test to clearly show the impact of the three 
different operations on ac and arm current over a long time (20 
ms). The ac and upper arm currents are represented by solid 
lines while the lower arm currents are given as dashed lines. It 
is clearly shown that the rise of arm current is limited when the 
MMC is bypassed. This is because the ac phase current is shared 
by the upper and lower arms during MMC bypassing. The 
maximum magnitude of the arm currents is 1.78 p.u., which 
occurs in the lower arm of phase B at 1.008 s. When the MMC 
is blocked, this value is higher (2.69 p.u. in phase B at 1.008 s) 
as one of the arm currents will be equal to the ac phase current. 
In practice, thyristors could be used to protect the MMC as the 
arm current exceeds the capability of IGBTs and diodes [31]. 
However, MMC blocking still significantly lower than when no 
action is taken (4.79 p.u. in phase C at 1.012 s).  
Although the benefits brought by the bypassing operation are 
clear, the maximum magnitude of the ac current (3.47 p.u. at 
1.008 s in phase B) is higher when compared to a blocking 
operation (2.53 p.u.) or when no action is taken (2.82 p.u.). 
However, considering that the bypassing action would be 
coordinated with the operation of DCCBs, the fault would be 
isolated in 2.25 ms and followed by the restoration of the MMC. 
This coordination will result in much smaller ac phase and arm 
currents due to the fast operation of DCCBs and the MMC. The 
maximum arm and ac currents when the MMC is bypassed are 
only 1.239 p.u. (2.07 kA) and 2.059 p.u. (3.44 kA) before 
1.00225s. In addition, according to (11), the magnitude of these 
currents not only depends on the duration of the MMC 
bypassing, but also on the instant when the action is taken and 
on the ac system impedance. To provide additional insight, 
these aspects are further analyzed next.  
 
Fig. 7. DC fault current caused by a solid pole-to-pole fault. 
TABLE I. ZHOU SHAN MMC DATA 
Component Attribute Description 
MMC 
Power rating 400 MW 
Voltage rating ± 200 kV 
SMs per arm 250  
SM capacitance 12 mF 
Arm inductor 90 mH 
IGBT rated current 1.67 kA (1 p.u.) 
IGBT peak current 3 kA (1.8 p.u.) for 10 μs 
Diode peak current 3 kA (1.8 p.u.) for10 ms 
DC inductor 20 mH 
AC 
transformer 
Ratio  230 kV / 205.13 kV 
Power rating 450 MW 
Impedance 15% 
Peak ac current 20 kA (11.98 p.u.) for 2s 
AC system 
Nominal voltage  220 kV 
Impedance 0.12 H  
calculation
simulation
Time (s) Time (s)
 
Fig. 8. Impact of MMC bypass operation on: (a) ac current; (b) dc current;    (c) 
upper arm current; (d) lower arm current. 
1. Impact of MMC Bypass Instant and Duration   
The bypass instant will affect the peak values of the ac and 
arm currents following bypassing. In a dc fault, the post-bypass 
currents will have a maximum peak magnitude if the MMC is 
bypassed when the instantaneous currents have their nominal 
positive or negative peak values. To examine this behavior, a 
sensitivity study is carried out for dc faults occurring at 
different instants within one full ac cycle (i.e. 0° to 360°). The 
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bypass operation is enabled and the DCCBs start to open when 
the dc current sensed by the relay exceeds 1.2 p.u.. The 
operation speed of DCCBs is varied between 0 ms (no operation 
delay) to 2.25 ms and hence a bypass duration up to 2.25 ms is 
considered.  
Figs. 10(a), 10(c) and 10(e) show results using analytical 
calculations. Different instants of fault occurrence and bypass 
durations are shown. The red area in Figs. 10(a), 10(c) and 10(e) 
shows the magnitudes of ac and arm currents increase as the 
delay in the operation of DCCBs (and hence the bypass duration) 
increases from 0 to 2.25 ms. The maximum magnitude of ac 
current is only 2.063 p.u. (see the dashed red line in Fig. 10(a) 
which occurs for dc faults taking place when the ac current 
phase angle is 85.5° or 265.5° (i.e. 4.5° prior to its nominal 
positive or negative peak value). This occurs since it takes 0.25 
ms (i.e. 4.5°) for the dc current to reach 1.2 p.u. and the MMC 
bypassing is enabled when the ac current reaches its peak value. 
Similarly, the maximum magnitudes of upper and lower arm 
currents are both 1.277 p.u. (occurring at the same instant).  
Figs. 9(b), 9(d) and 9(f) show the ac and arm currents 
obtained through time-domain simulations. In Figs. 9(b) and 
9(d), the fault is applied at 1.00475 s (i.e. 85.5°) to generate the 
maximum ac and upper arm currents. In Fig. 10(f), the fault is 
applied at 1.01475 s (i.e. 265.5°) to obtain the maximum 
magnitude for the lower arm current. These results agree with 
the analytical calculations: the maximum ac and arm currents 
are 2.063 and 1.277 p.u. respectively when the MMC is 
bypassed for 2.25 ms (see Figs. 9(a), 9(c) and 9(e)).  
It should be highlighted that the peak currents shown in Fig. 
10 are within the overcurrent limits of the IGBTs and the ac 
components according to Table I. Hence, MMC bypassing will 
neither drastically affect ac system performance nor damage the 
semiconductor devices. The bypass operation is completed 
when the DCCBs isolate the fault. The MMC then recovers 
smoothly without causing significant disturbances. 
Phase BPhase A Phase C
Icu
Icl
Ibu
Ibl
Iau
Ial
(a) Bypass (b) Block (c) No action
Time (s) Time (s) Time (s)
 
Fig. 9. Comparison of the impact on ac and arm currents for three MMC modes 
of operation: (a) bypass action; (b) blocking action; (c) no action. 
2. Impact of AC System Impedance and Bypass Duration 
A sensitivity analysis is performed to investigate the impact 
of different ac system impedances ( 𝐿𝑎𝑐 ) on the maximum 
values of ac-side currents. Different delays in the operation of 
DCCBs, and hence the required bypassing durations, are 
considered. Figs. 11(a) and 10(b) show results using analytical 
calculations. The maximum ac and arm currents decrease from 
4.671 to 1.257 p.u. and from 2.695 to 0.898 p.u., respectively, 
as 𝐿𝑎𝑐  increases from 0.037 to 0.75 H and as the bypass 
duration reduces from 6 to 2.25 ms.  
Considering that the semiconductor devices within the 
MMCs can withstand a current up to 1.8 p.u. (3 kA) and that the 
operation of DCCBs is fast, the proposed coordinated 
protection strategy can be used on HVDC grids linked to ac 
systems when 𝐿𝑎𝑐 ≥ 0.037 H. However, the semiconductors 
could feature internal self-protection to block the converters if 
the arm current exceeds a threshold of typically 1.4 p.u. of its 
rated value. To ensure the benefits of bypassing, the arm 
currents should not exceed this threshold either. Fig. 11(b) 
shows the operation range if the threshold is set to 1.4 p.u. (2.35 
kA). As it can be observed, the method is suitable for HVDC 
systems interconnecting ac grids with 𝐿𝑎𝑐 ≥ 0.08 H. 
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Fig. 10. Analysis of maximum ac and arm currents. 
1.8 pu
1.4 pu
0.08 H
 
Fig. 11. AC system impedance and bypassing period analysis. 
 
Fig. 12. Fault discrimination in a generic HVDC grid. 
IV.  RELAYING ALGORITHM FOR COORDINATED OPERATION    
When a coordinated operation is employed, relays should 
quickly detect and discriminate a dc fault using local 
measurements only and hence avoid communication delays. 
This section considers the use of an algorithm based on the local 
measurement of both dc current and voltage. The criteria used 
are the same as in [33], with discussions on the impact of MMC 
bypassing on the threshold design for each criterion included 
here for completeness. In a generic HVDC grid as in Fig. 12, 
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the relay at location 𝑂𝑚𝑘  connected to Bus m should be able to 
detect and discriminate an internal fault (in Zone I) from 
external faults at a dc line connected to the same busbar (in Zone 
II) and at a dc line connected to the remote Bus k (in Zone III).  
Let the current measured at 𝑂𝑚𝑘  be 𝐼𝑚𝑘  and its derivative 
be 𝑑𝐼𝑚𝑘/𝑑𝑡. The criterion for discriminating faults at Zone I 
from Zone II is given as  
If (
𝑑𝐼𝑚𝑘
𝑑𝑡
> 
𝑑𝐼𝑡ℎ𝑟
𝑑𝑡
), then 𝑇𝑛2𝑚𝑘 = 1,                 (14) 
where 𝑑𝐼𝑡ℎ𝑟/𝑑𝑡 is the threshold for the derivative of the first 
current wavefront and 𝑇𝑛2𝑚𝑘 is a flag that will be turned on to 
confirm that the fault is not at Zone II if the measured 
𝑑𝐼𝑚𝑘/𝑑𝑡 is larger than the threshold.  A fault at Zone I should 
induce a positive 𝑑𝐼𝑚𝑘/𝑑𝑡 and at Zone II a negative 𝑑𝐼𝑚𝑘/𝑑𝑡 is 
expected. If MMCm is bypassed following an external fault in 
Zone II, 𝐼𝑚𝑘  will still flow from Line I to Bus m and, as a result, 
𝑑𝐼𝑚𝑘/𝑑𝑡  will be negative. The bypassing operation will not 
change the sign of 𝑑𝐼𝑚𝑘/𝑑𝑡  and hence will not affect fault 
discrimination of the relay at 𝑂𝑚𝑘. 
The discrimination of faults at Zone I from Zone III is 
designed based on the voltage measurement at 𝑂𝑚𝑘  (𝑈𝑚𝑘) and 
its derivative (𝑑𝑈𝑚𝑘/𝑑𝑡). The CLRs of DCCBs (located at 𝑂𝑘𝑚  
and 𝑂𝑘𝑙) are large and hence the electrical distance between two 
dc lines is increased by their inclusion. This significantly 
facilitates fault discrimination. The increase in fault current will 
result in a significantly enough voltage difference across the 
CLRs. A fault at Zone I will hence cause a larger decrease in 
𝑈𝑚𝑘 with a steeper negative rate 𝑑𝑈𝑚𝑘/𝑑𝑡 compared to that at 
Zone III.  Hence, the criterion is given as:  
If (𝑈𝑚𝑘 < 𝑈𝑡ℎ𝑟) and (
𝑑𝑈𝑚𝑘
𝑑𝑡
< 
𝑑𝑈𝑡ℎ𝑟
𝑑𝑡
) , then 𝑇𝑛3𝑚𝑘 = 1.    (15) 
where 𝑈𝑡ℎ𝑟  and 𝑑𝑈𝑡ℎ𝑟/𝑑𝑡 in (15) are the thresholds for voltage 
and its derivative, respectively, and 𝑇𝑛3𝑚𝑘 is a flag that will be 
turned on to confirm the occurrence of a fault outside Zone III 
if the inequalities in (15) are met. If an external fault happens at 
Zone III, MMCk will also bypass, leading to a lower voltage at 
Bus k and hence lower  𝑈𝑚𝑘  with a faster rate of change 
 compared to the case without MMC bypassing. Therefore, to 
ensure that the relay at 𝑂𝑚𝑘  does not turn on its fault flag for a 
fault in Zone III, the values of 𝑈𝑡ℎ𝑟 and 𝑑𝑈𝑡ℎ𝑟/𝑑𝑡 should be set 
lower than those for 𝑈𝑚𝑘  and 𝑑𝑈𝑚𝑘/𝑑𝑡 for faults at Zone III 
followed by the bypassing of MMCk,, but still higher than those 
for faults at Zone I (see equation (15)).  
Combining (14) and (15), the final criterion for fault 
discrimination can be expressed as:   
If (𝑇𝑛2𝑚𝑘 = 1) and (𝑇𝑛3𝑚𝑘 = 1), then 𝑇𝑓𝑙𝑡𝑚𝑘 =1.      (16) 
To further increase the discrimination reliability, five 
consecutive samples are used. In other words, the relay at 𝑂𝑚𝑘  
will only turn a final fault flag ( 𝑇𝑓𝑙𝑡𝑚𝑘 ) on when five 
consecutive samples of 𝑇𝑛2𝑚𝑘  and 𝑇𝑛3𝑚𝑘  meet criterion (14). 
The fault flag will then be sent to MMCm and the DCCB at 𝑂𝑚𝑘  
for a coordinated operation.  
V.  SIMULATION STUDIES   
A.  Test System 
The performance of the coordination scheme is assessed in 
the four-terminal HVDC system shown in Fig. 13. The system 
is rated at ±200 kV. Overhead lines (OHLs) generally 
experience a larger number of faults than cable-based systems 
and dc fault propagates faster in OHLs [25]. Therefore, OHLs 
are used in this paper for the simulation studies. The proposed 
method is not limited to HVDC systems connected by OHLs 
since an MMC bypassing action significantly reduces the fault 
current through DCCBs contributed from MMCs and ac 
systems. Moreover, the current contributed by MMCs is the 
most dominant. The DCCBs are located at dc line ends. The ac 
systems are rated at 220 kV. Converter MMC1 regulates the dc 
voltage to ±200 kV, while MMC2, MMC3 and MMC4 operate 
in power control mode to regulate power to 200, −200 and 200 
MW, respectively. Other relevant data is listed in Table I. 
OHL12(100km)
OHL34(100km)
OHL24(100km)
MMC1 MMC2
MMC3
CB12
MMC4
CB21
CB24
CB42
CB43CB34
CB13
CB31
OHL13(100km)
F12
 
Fig. 13. One-line diagram of the meshed dc test system. 
B.  Modeling of DC Components 
All OHLs are represented using the frequency dependent 
model available in PSCAD/EMTDC. The conductor (type 
AAAC-806-A4-61) and ground wire (type AFL CC-75-528) 
data for OHL model can be found in [34], [35], respectively. 
The structure of the tower is provided in [36]. All DCCBs are 
modeled as hybrid, with an operation delay of 2.25 ms. The 
limiting reactors are set to 0.05 H and surge arrester banks are 
rated at 0.75 p.u. (300 kV). All MMCs are represented as 
Thévenin equivalent models [37].  
C.  Case Studies  
Due to its severity, a solid pole-to-pole fault is applied to the 
test system to assess the effectiveness of the proposed 
coordination algorithm. Fault F12 is applied at 1 s at the end of 
OHL12 connected to MMC1 (i.e. at CB12, see Fig. 13). Table II 
shows the selected thresholds for the criterion developed in 
Section IV. The internal self-protection of SMs will be 
activated if the arm current is larger than 1.4 p.u. Two studies 
are performed:  
 Study 1: DCCBs act without coordination of MMCs;  
 Study 2: DCCBs act with coordination of MMCs.  
TABLE II. THRESHOLDS FOR PROTECTION  
Relays CB12 CB21 CB13 CB31 CB24 CB42 CB34 CB43 
𝑈𝑡ℎ𝑟  
(p.u.) 
0.8 0.69 0.5 0.5 0.56 0.56 0.69 0.69 
𝑑𝑈𝑡ℎ𝑟/𝑑𝑡 
(p.u./ms) 
− 
0.5 
− 
1.25 
− 
1.25 
− 
1.25 
− 
1.25 
− 
1.25 
− 
0.95 
− 
1.25 
𝑑𝐼𝑡ℎ𝑟/𝑑𝑡 
(p.u./ms) 
> 0.15 
Simulation results are given from Figs. 14 to 16. In both 
studies, fault detection and discrimination is fast, taking 0.24 
ms at CB12 and 0.4 ms at CB21. The DCCBs at CB12 and CB21 
then start to open and MMC1 and MMC2 bypass their SMs to 
suppress dc fault currents. The MMCs will recover after the 
MBs of the DCCBs on the faulty circuit open. The remote 
MMCs (i.e. MMC3 and MMC4) do not bypass as the relays of 
their DCCBs discriminate fault F12 as an external fault. They 
will also not block as their arm currents are under 1.4 p.u. 
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Fig. 14 shows the interrupted currents and absorbed fault 
energy of DCCBs at CB12 and CB21 for both studies. It can be 
observed that the MMC bypassing can significantly reduce the 
currents’ magnitude and absorbed fault energy. Taking CB12 in 
Study 2 as an example (with coordination of MMCs), the 
interrupted current (𝐼𝐶𝐵12𝑆2) is significantly reduced by 74.5% 
(to 1.5 p.u.) compared to that in Study 1 (𝐼𝐶𝐵12𝑆1) without the 
coordination of MMCs (5.9 p.u.). The absorbed energy is 
reduced by 95.2%, from 4.76 p.u. (1903.2 kJ) (𝐸𝐶𝐵12𝑆1) to 0.23 
p.u. (91.5 kJ) (𝐸𝐶𝐵12𝑆2) with MMC bypassing. This significant 
reduction would allow DCCBs to be designed at a much lower 
rating. These results clearly demonstrate the benefits of the 
proposed method.   
ICB12S1
ICB12S2
ICB21S1
ICB21S2
ECB21S1
ECB21S2
ECB12S1
ECB12S2
(c) Absorbed energy of CB12 (d) Absorbed energy of CB21
Time (s) Time (s)
Time (s)Time (s)
 
Fig. 14. Simulation results. Current and energy at DCCBs at faulty circuit. 
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Fig. 15. Simulation results. Three-phase arm currents. 
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Fig. 16. Simulation results. Measurements of dc voltages and currents.   
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Fig. 17. Bypassing operation using thyristors, (a): fault current at CB12; (b) arm 
currents flowing through thyristors; (c) dc current of MMC1. 
Fig. 15 shows the arm currents of MMC1 and MMC2. 𝐼𝑎𝑢, 𝐼𝑏𝑢, 
𝐼𝑐𝑢 are the upper arm currents for the three phases and 𝐼𝑎𝑙 , 𝐼𝑏𝑙 , 
𝐼𝑐𝑙  the lower arm currents. For MMC1 in Study 1, the maximum 
arm current reaches –1.32 p.u. due to the fast discharge of SM 
capacitors before the MBs of DCCBs open. In Study 2, the 
bypassing of MMC1 prevents the SM capacitors from 
discharging and hence stops the ac source contributing to the dc 
current. Consequently, the magnitude of the maximum arm 
current is reduced to 0.88 p.u.. For MMC2, the maximum 
magnitudes of arm currents are similar and are smaller 
compared to those in MMC1 for both studies. This is because 
MMC2 has a large electrical distance to the fault point and will 
be less affected than MMC1. All arm currents are below 1.4 p.u. 
and the internal self-protection of SMs will not be triggered to 
block the MMCs. In addition, the ac currents are the 
superposition of upper and lower currents. In Study 1, the 
maximum ac current is –1.03 p.u. at 1.00238 s at MMC1. In 
Study 2, the bypassing of MMC1 causes a slightly larger 
maximum ac current (–1.24 p.u. at 1.00256 s at MMC1). 
Fig. 16 shows the dc voltages and currents measured at all 
line ends. The voltage and current measured at CB12, CB21… 
CB43 are denoted as 𝑉12 , 𝑉21 … 𝑉43  and 𝐼12 , 𝐼21 … 𝐼43, 
respectively. As it can be noticed, the bypassing of MMC1 and 
MMC2 allows the dc system to temporarily operate at lower dc 
voltages. This mitigates the system overvoltage after the 
DCCBs isolate the fault (i.e. maximum voltage reduced from 
2.02 to 1.69 p.u.). In addition, the fault current is significantly 
reduced when the proposed method is employed. Although the 
damping of current following system recovery is slower, the 
duration is still short (about 15 ms) and the currents are small 
enough to not cause significant disturbances. 
VI.  DISCUSSION  
A.  Bypassing using thyristors  
The Study 2 in Section V-C has been repeated when the 
MMC bypassing action is achieved using extra thyristors 
instead of IGBTs [25]. Simulation results at MMC1 are given in 
Fig. 17. Fig. 17(a) shows that if thyristors are employed for the 
bypassing action the dc fault current of CB12 (ICB12-thyristor) can 
be reduced. The thyristors’ gate signals are removed 
immediately following the fault isolation. However, the arm 
currents flowing through the thyristors (e.g. IauT, IbuT) do not all 
come to zero (see Fig. 17(b)). Those thyristors where current 
flows must keep conducting and hence the MMC cannot be 
restored. As a result, the MMC’s dc current (Immc-thyristor) keeps 
decreasing down to −7.2 p.u. during this time due to the in-
feeding of the rest of the dc system (see Fig. 17(c)). As it can 
be observed, the magnitude of Immc-thyristor is much higher than 
that when IGBTs are used, which is only −2.1 p.u. (Immc-IGBT) as 
the IGBTs can turn off at any current and hence the MMC can 
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immediately restore. Therefore, the thyristors based method 
may not be as suitable as the IGBT based method for HVDC 
grid applications. 
B.  Different approaches for protecting HVDC grids 
There are also other methods for protecting HVDC grids 
relying on different technologies. The first method is to use 
ACCBs with HB-MMCs and fast dc disconnectors (FDs). All 
MMCs of the HVDC grid should be blocked immediately once 
a dc fault is detected. The ACCBs then open, taking about 50 
ms. As a result, the fault current naturally decays to zero and all 
FDs open. This process takes a very long time (e.g. 200 ms) [7]. 
The ACCBs can then re-close, followed by the de-blocking of 
MMCs and re-closing of FDs at the healthy circuits. As it can 
be appreciated, the operation of the ACCBs-based method is 
slow, and the dc system will be exposed to high fault currents. 
Moreover, the entire HVDC grid must be de-energized during 
fault clearance. The advantage of using ACCBs is their low 
investment cost as they constitute a mature technology based on 
mechanical components.  
The second approach is to use MMCs having FB or clamp-
double (CD) SMs plus FDs. This type of MMCs can effectively 
regulate dc fault current to a low magnitude by reversing the dc 
voltage while keep providing reactive power support to the 
connected ac systems [23], [38]. The FDs at the faulty circuit 
can then isolate the dc fault. However, delivery of active power 
amongst all MMCs is interrupted during fault clearance. 
Although the duration is much shorter (<60 ms) compared to 
the method based on ACCBs, the power in-feed loss in this 
period is still not desirable. MMCs using FB or CD SMs also 
comprise more semiconductor devices compared to HB-
MMCs, which increases the conduction losses.  
The third approach is to use hybrid DCCBs only. With the 
DCCB-based method, only those DCCBs at the faulty circuit 
are required to open and the fault can be isolated within several 
milliseconds. Active power is still being transmitted by MMCs 
and will not be interrupted, although there could be some 
disturbances due to the dc fault. The major shortcoming of 
using this approach is the high investment cost of hybrid 
DCCBs due to the need of many semiconductors devices.  
The fourth method is to coordinate the operation of both 
hybrid DCCBs and HB-MMCs as proposed in this paper. While 
the DCCBs ensure the fast dc fault isolation, the bypassing of 
MMCs can significantly reduce the dc fault current magnitude. 
Compared to the method based on ACCBs or FB-MMCs, the 
delivery of dc power will not be fully interrupted. The system 
will be recovered immediately after the bypassing of MMCs, 
taking several milliseconds only. Compared to the protection 
using DCCBs only, the fault current is significantly reduced and 
this would reduce the cost of the dc protection devices.  
It should be mentioned that [27] proposes to bypass an MMC 
using IGBT units during a fault to reduce the magnitude of the 
fault current. However, the method from [27] has the following 
main differences compared to the approach presented in this 
paper: (a) the method in [27] has been developed for point-to-
point link protection, while this paper aims to provide a general 
solution for HVDC grid protection; (b) one MMC coordinates 
with multiple DCCBs in the study presented in this work (see 
Fig. 4); (c) the algorithm and duration for MMC bypassing is 
different in [27] compared to this work. In this study, the MMC 
bypassing is based on both fault detection and the position of 
the MB of the DCCB. A bypassed MMC will recover 
immediately after the MB of the DCCBs open. Conversely, in 
[27] the MMC is bypassed based on the fault signal only and 
the bypass duration is based on the duration of the fault.  
Another method incorporating bypassing is also proposed in 
[39], where thyristors are used for bypassing plus the use of a 
slow DCCB. The method can be well implemented in point-to-
point links, with the slow-acting DCCB helping to reduce the 
cost compared to the method presented in this paper. However, 
as previously discussed, the bypassing based on IGBTs is more 
suitable for protecting HVDC grids and the use of hybrid 
DCCBs can achieve faster system recovery while causing less 
disturbances to neighboring ac systems. 
Other coordination methods also rely on MMC blocking 
during the operation of DCCBs. For instance, in [40], the 
MMCs are blocked during fault clearance and recover once the 
DCCBs open. Compared to the proposed method, the fault 
clearance flags for MMC restoration are also based on the 
opening of DCCBs as in [40]. However, the flags for corrective 
actions of the MMCs (bypass or block) are different. In this 
paper these flags are based on measurements of dc line current 
and voltage and its derivatives while in [40] they are based on 
the converter’s arm current, terminal current and voltage. The 
MMC blocking can also depend on the MMCs’ arms 
overcurrent only and the DCCBs can act to isolate the dc fault. 
If there is an overcurrent present, the MMC will be blocked, or 
otherwise, the MMC will stay de-blocked during fault 
clearance. The MMC blocking strategy also reduces the dc 
current but not as much as the bypassing operation (as analyzed 
in previous sections).    
VII.  CONCLUSIONS 
System protection upon dc faults remains a key technical 
issue preventing the widespread deployment of HVDC grids. 
To contribute to this, this paper proposes the coordination of 
HB-MMCs with hybrid DCCBs to reduce the fault current 
magnitudes and to mitigate the rise of MMC arm current 
following dc faults. A coordination sequence for DCCBs and 
MMCs has been established. To provide further insight, an 
analysis of the impact of MMC bypassing on dc current and on 
arm and ac currents has been performed. For completeness, a 
comparison has been made when MMCs are blocked and when 
no corrective action is taken.  
To assess the effect of the coordination scheme, a method for 
fault detection and discrimination has been also considered. The 
algorithm for MMC bypassing has been evaluated and its 
effectiveness to reduce dc fault current and absorbed energy has 
been tested using a four-terminal HVDC system. It has been 
shown that if dc fault isolation by DCCBs takes place while the 
SMs of the MMCs are temporarily bypassed, a substantially 
lower fault current is produced. In particular, the results show 
that the bypassing of MMCs significantly reduces the 
interrupted current and the absorbed energy if the coordinated 
operation is activated. Moreover, the arm currents are kept 
small during operation and hence the overcurrent protection of 
SMs will not be triggered.  
The proposed coordination scheme constitutes a promising 
alternative to protect HVDC grids by interrupting dc fault 
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currents at a significantly reduced magnitude without additional 
costs. By achieving this, a significant reduction in the current 
rating of dc protection devices may be possible.  
Future work needs to be carried out on the back-up protection 
for the proposed coordination scheme, where malfunction of 
MMC and DCCBs is considered and solutions are provided to 
avoid damages to the dc protection devices. 
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